



# Wireline SERDES Transceivers

**ON-LINE CLASS by Microsoft TEAMS**

**MAY 10-21, 2027**

<b>WEEK 1</b>		<b>MAY 10-14, 2025</b>			
<b>WEEK 2</b>		<b>MAY 17-21, 2026</b>			
		Central European Time	Eastern Standard Time	Pacific Standard Time	India Standard Time
<b>DAILY</b>		<b>CET (Lausanne)</b>	<b>EST (New York)</b>	<b>PST (California)</b>	<b>IST (India)</b>
Module 1		3:00-4:30 pm	09:00-10:30 am	6:00-7:30 am	6:30-8:00 pm
Module 2		5:00-6:30 pm	11:00am -00:30pm	8:00-09:30 am	8:30-10:00 pm
<b>WEEK 1</b>	Module				
DAY 1, MON May 10	1	Introduction to Wireline Transceivers			Pavan Hanumolu
	2	Transmitters (CML/VM)			Pavan Hanumolu
DAY 2, TUE May 11	1	FIR Equalizers (Tx/Rx)			Pavan Hanumolu
	2	CTLE			Pavan Hanumolu
DAY 3, WED May 12	1	DFE, adaptation			Pavan Hanumolu
	2	Phase-Locked Loops			Pavan Hanumolu
DAY 4, THU May 13	1	Advanced PLLs			Pavan Hanumolu
	2	Clock and Data Recovery			Pavan Hanumolu
DAY 5, FRI May 14	1	Phase/Frequency detectors			Pavan Hanumolu
	2	Advanced CDRs			Pavan Hanumolu
<b>WEEK 2</b>					
DAY 6, MON May 17	1	Baud-rate CDRs			Pavan Hanumolu
	2	Trans-Impedance Amplifiers			Pavan Hanumolu
DAY 7, TUE May 18	1	Advance Signaling Methods			Armin Tajalli
	2	Short Reach Transceiver Design Tradeoffs			Armin Tajalli
DAY 8, WED May 19	1	Tradeoffs in Design of Slicers			Armin Tajalli
	2	Discrete-Time Front-End Design			Armin Tajalli
DAY 9, THU May 20	1	Optical Transmitters			Sam Palermo
	2	ADC-Based RX Analysis and Digital Equalization			Sam Palermo
DAY 10, FRI May 21	1	Wireline RX Time-Interleaved ADC Design and Calibration			Sam Palermo
	2	DSP-DAC Wireline Transmitters			Sam Palermo