

PRACTICAL DESIGN OF DATA CONVERTERS

ON-LINE CLASS on MS TEAMS

March 16-27, 2026

WEEK 1	March 16-20, 2026			
WEEK 2	MARCH 23-27, 2026			
DAILY	Central European Time	Eastern Standard Time	Pacific Standard Time	India Standard Time
	CET (Lausanne)	EST (New York)	PST (California)	IST (India)
Module 1	3:00-4:30 pm	9:00-10:30 am	6:00-7:30 am	7:30-9:00 pm
Module 2	5:00-6:30 pm	11:00 am-12:30 pm	8:00-9:30 am	9:30-11:00 pm
WEEK 1	<i>Module</i>			
DAY 1, Monday March 16	1	Specifications Overview: INL, DNL, THD, SFDR, SNR, DR, ENOB, jitter		Marcel Pelgrom
	2	ADC Comparators		Marcel Pelgrom
DAY 2, Tuesday March 17	1&2	Basic ADC Topologies: Overview		Marcel Pelgrom
DAY 3, Wednesday March 18	1&2	Time Interleaved ADC		Marcel Pelgrom
DAY 4, Thursday March 19	1	Limits of Nyquist ADC Architecture		Filip Tavernier
	2	Case Study of a High-Speed Single-Channel SAR ADC		Filip Tavernier
DAY 5, Friday March 20	1	Case Study of a Time-Interleaved Hybrid ADC		Filip Tavernier
	2	Oversampling ADCs : Discrete-and-Continuous-time Delta-Sigma Converters		Shanthi Pavan
WEEK 2	<i>Module</i>			
DAY 6, Monday March 23	1	Case Study: Low-Power Data Converters (1)		Kofi Makinwa
	2	Case Study: Low-Power Data Converters (2)		Kofi Makinwa
DAY 7, Tuesday March 24	1	Simulating ADCs: Frequency Domain: FFT, Bin Choice, Windowing, Noise Level, kT/C Noise		Shanthi Pavan
	2	Continuous-Time Pipeline ADC		Shanthi Pavan
DAY 8, Wednesday March 25	1&2	Mismatch-shaping Multi-bit DACs		Ian Galton
DAY 9, Thursday March 26	1&2	Current Steering DAC's		Klaas Bult
DAY 10, Friday March 27	1	Simulating Sigma-Delta Converters		Shanthi Pavan
	2	Case Study: High-Performance Delta Sigma Converter		Shanthi Pavan