



# Introduction to Analog Circuit Design

**Klaas Bult**

Ethernovia B.V. Zeist  
Delft University of Technology  
The Netherlands

**May 19-23, 2025**

<b>DAILY</b>	Central European Time	Eastern Standard Time	Pacific Standard Time	India Standard Time
	<b>CET (Lausanne)</b>	<b>EST (New York)</b>	<b>PST (California)</b>	<b>IST (India)</b>
<i>Module 1</i>	3:00-4:30 pm	9:00-10:30 am	6:00-7:30 am	7:30-9:00 pm
<i>Module 2</i>	5:00-6:30 pm	11:00 am-12:30 pm	8:00-9:30 am	9:30-11:00 pm
	<i>Module</i>			
DAY1, Monday, May 19	1	<b>How to make Gain?:</b> Introduction, MOS-Transistor, Common-Source Amplifiers, Cascoding		
	2	<b>Gain-Boosting:</b> Gain-Boosting Principle, <a href="#">HW1 Explanation</a>		
DAY 2, Tuesday, May 20	1	<b>Noise:</b> Noise, Basic Properties, Noise in Circuit Design		
	2	<b>Distortion:</b> Basic Calculation, Distortion and Feedback, <a href="#">HW2 Explanation</a>		
DAY3, Wednesday, May 21	1	<b>Basic Sub-Circuits:</b> Common-Source, Common Drain, Common Gate, Differential Pair, Current Mirrors, Biasing		
	2	<b>OpAmp Architectures:</b> Architectures 1, 2 and 3, Folded Cascode, Telescopic, <a href="#">HW3 Explanation</a>		
DAY 4, Thursday, May 22	1&2	<b>Two-Stage Design:</b> Need for Compensation, Ideal Impedance, Miller Compensation, Pole Splitting, Nulling-R, Design Aspects, <a href="#">HW4 Explanation</a>		
Day 5, Friday, May 23	1&2	<b>Class-AB Output Stages:</b> Need for Class-AB, Class-A / Class-AB / Class B, Examples Class AB, Design Example		